INTRODUCTION
Variable gain amplifier (VGA), the gain of which is a linear-in-dB function of control voltage or current, plays an important role in stabilizing the power of the receiver's output. Current trends make the power-efficiency requirement become an inevitable consideration. However, one great challenge is the design of low-power VGA. Unfortunately, the power of traditional PNP, pseudo-exponential approximation, digital controlled amplifier and some other solutions for VGA are too big for portable receivers [1] [2][3] [4] . The sub-threshold methodology has been verified as a realistic low-power solution [5] [6] . The well-proved exponential I-V curvature of MOS transistor is the base for sub-threshold circuit design [5] 
Where: S is the aspect ratio of the MOS transistor, V ds is its drain and source voltage difference. V T =kT/q (26mV@27℃). n is a parameter defined as the differential of the gate voltage V G to the cut off voltage V p , and it ranges from 1 to 2. V off is the gate-source voltage tested when I ds =0, which varies from different process, and for the current process, V off =130mV. I so is parameter defined by process. When V ds >4V T , the last term of I ds can be neglected, then the exponential I-V characteristic can be simplified as:
The above exponential I-V characteristic has been verified in low noise amplifier (LNA), voltage controlled oscillator (VCO) and voltage reference with satisfactory performance [5] [6] [8] .
As can be seen from Equation (2), I exp shows a direct correlation with the threshold voltage V th . However, as the threshold voltage may have great variation with the process. Thus, two main problems of the sub-threshold MOS transistor exsit: 1) MOS should be biased in sub-threshold region reliably; 2) the process variation of the threshold voltage V th may drive MOS transistor out of sub-threshold region. Both these two problems can collapse the performance and even the function of the exponential I-V curvature.
The purpose of this paper was to present a low power VGA, where, the above two problems are compensated by a CVLS methodology. Fig.1 shows the configuration of the VGA. It is mainly composed of one stage of VGA amplifier cell (VGA-cell), which has two amplifiers in series, a V-I converter and a Vthdetector. The VGA-cell is the core circuit to realize the exponential voltage gain under the control of the exponential current I exp , which is generated by the Sub-threshold transistor Mexp. To solve the problems of the sub-threshold transistor mentioned above, a CVLS scheme is introduced, which guarantees the Mexp always be biased in sub-threshold region and can simultaneously cancel the process variation. The summing resistor R0, V-I converter and the Vth-detector are the key circuits for CVLS, the theory of which will be demonstrated in the following text. The schematic of the V-I converter is shown in Fig.2 , and V cg can be deduced as:
II. CIRCUIT DESIGN
The schematic of the Vth-detector is shown in Fig.3 . The first item in the brace of the above exponential function and the coefficient of V c can be considered as constants, which are supposed to be α and β respectively. Then:
Which shows that I exp is only decided by the control voltage V c , as V th variation is compensated by V dth . Moreover, when all design parameters are reasonably set to make (MV c R 1 )/(NR 2 )+nV T α < |V off |, V cg < V th always holds. Thus, with the help of V dth and CVLS scheme, transistor Mexp is always biased in sub-threshold region reliably even with large process variation. Similar deduction and simulation results related to above exponential I-V curvature have also been illustrated in the author's previous work [9] . The realization of the VGA-cell is shown in Fig.4 , which is composed of two amplifiers in series. The trans-conductance of MOS transistor is: g m =(u n c ox SI ds ) 1/2 . When control current I exp is applied on the VGA-cell and based on Fig.1 , the final gain of the VGA, G exp , indicates an exponential gain of the VGA, which is shown as follows:
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Where γ is a constant which can be expressed as:
Based on Equation (7), it should be noted that: as V th variation of the exponential control current I exp has been compensated by CVLS, the gain of the VGA-cell shows a linear correlation with the control voltage V c . Finally, despite the great process variation of the MOS transistor, the proposed VGA has a good linearity. The performance measurements of the proposed VGA are made on-wafer with the help of a probe station. The diagram of the complete test setup is shown in Fig.6 , where the sinusoidal input is generated by an arbitrary wave generator. Moreover, a Keithley source meter is used as the power source of the VGA, which can simultaneously be used to detect the current consumption of the VGA.
Fig.7.
Gain and dB error with respect to V c
The measured gain of the proposed VGA is shown in Fig.7 . As can be seen, with the control voltage V c ranging from 0 to 500mV, the dynamic decibel range is up to 29dB, and the dBerror is less than ±0.62 dB. Table 1 shows the performance of the proposed VGA compared with previously reported VGAs. The total power consumption is 186µW, which is tested by the Keithley source meter. 
IV. CONCLUSION
A low power VGA is demonstrated with a power of 186µW, where the CVLS scheme compensates the V th variation and safely biases MOS in sub-threshold region. As a result, the VGA shows good linearity even under big process variation. The measured dynamic range is 29dB, and the dB-error is less than ± 0.62 dB. The bandwidth is 26MHz, which is big enough for Zero-IF receiver.
